semi-related: I feel like SystemVerilog Assertions strongly resemble regular expressions in the way they're designed, which is both a blessing and a curse
-
-
I already ran into that :-( need to check verilator, or write uglier tests.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.