"A Bug-Free RISC-V Core without Simulation" by @tom_verbeure https://tomverbeure.github.io/risc-v/2018/11/19/A-Bug-Free-RISC-V-Core-without-Simulation.html …. Great article on riscv-formal. (And on how bad PicoRV32 is. Most of the criticism is justified. :)
-
-
Cool.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
-
-
I must spend some time with riscv-formal. SpinalHDL is also interesting, another Scala DSL. BTW Bundles in Chisel are great. Apple’s Swift could also be used for a hw DSL due to operator overload (verbose without it). Reflection is also necessary for concise generators.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
-
-
Verilog looks quite painful.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.