After a few hours playing around with #CLaSH, I've implemented ADDI, SLTI(U), XORI, ORI, ANDI, SLLI, SRLI, and SRAI for my @risc_v processor. @OlofKindgren is way ahead of me though :D #FPGA
-
Show this thread
-
All ALU instructions are done!
1 reply 0 retweets 2 likesShow this thread -
Just as I'm done with the ALU instructions, I receive
@krtkl_inc's SnickerDoodle from@crowd_supply! Coincidence? I think not :D1 reply 0 retweets 1 likeShow this thread -
3 replies 0 retweets 4 likesShow this thread -
Conditional and unconditional branches are also done.
1 reply 0 retweets 0 likesShow this thread -
CLISC-V, a RISC-V (RV32I) processor written in
#CLaSH, a functional hardware description language.https://gitlab.com/GuzTech/clisc-v1 reply 0 retweets 0 likesShow this thread -
For those who prefer GitHub:https://github.com/GuzTech/clisc-v
1 reply 0 retweets 0 likesShow this thread
Replying to @BitlogIT
Just let me know if you need any help with riscv-formal.pic.twitter.com/CpBu98Z408
0 replies
1 retweet
1 like
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.