I feel like this is a weird / stupid question, but it's been bugging me for a few days now. Can you describe the inner workings of an #FPGA in #HDL? If so, I wonder what is the maximum size of a HDL-described FPGA that you can fit in an actual FPGA once synthesized...
-
-
Or imagine this. Put 100s or 1000s blockits in a grid. Most of them would be small boolean logic function (e.g. a nor gate) or a flip-flop, but a few could also have special purposes such as being an oscillator, ADC or even a whole CPU.
-
Between each block you then place a multiplexer so that each block can receive its input from one of several different outputs. So even if the blocks themselves are fixed, you can build different functions by changing the multiplexers to control the flow of signals
End of conversation
New conversation -
-
-
The gap is 40x according to Zuma https://ieeexplore.ieee.org/document/6239797 …
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.