Day 9 part A solution! No regexes ;-) @mendel
It could probably be shorter...
https://github.com/lisa/adventofcode/blob/dd33ea26948ad0bddd1fbeb17b34dbaf23c9edb6/2017/day09.go …
This reminded me of some Verilog I wrote a long time ago for a serial port. (https://gist.github.com/lisa/971336 )
I’m not there yet! I read the description for part A and my eyes glazed over
-
-
Part A isn't so bad! Where are you stuck? Maybe I can give you a nudge in the right direction.
-
it’s not that i’m stuck, it’s just that the problem description is long and contrived and i am uninspired :)
- 1 more reply
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.