As much as I like verilog, it’s so easy to fuck up something that’s not immediately obvious. This is amazing for giving the power of HDLs to a non-HDL audiencehttps://twitter.com/marcan42/status/1343785608666259457 …
-
-
Also, there's the built in logic analyzer. You can just pull full traces of FIFO in/out data, pin state, and arbitrary internal signals. With integrated throttling (for synchronous applets) to guarantee no buffer overflows.https://github.com/GlasgowEmbedded/glasgow/issues/65 …
-
That’s pretty neat
End of conversation
New conversation -
-
-
I’m sure it would help with the most common mistakes I make though. It’s always a stupid inferred latch somewhere because I’m terrible at boilerplate
-
Yeah, the nMigen programming model is *deliberately* designed around modern synchronous logic, so it stops you from shooting yourself in the foot in many of those ways.
- Show replies
New conversation -
-
-
Disclaimer: I *love* glasgow. However, I found it non-trivial to get started; partially this is the "fault" of the wonderfully engineered, well-abstracted/layered sample plugins. "Just adding a simple thing" turns into reading a lot of code to understanding the framework.
-
This is in strong contrast to an under-engineered framework like Arduino - as much as I dislike Arduino, you're maximum of 2 layers apart from assembly, and everything is easily hackable. With glasgow, everything is hackable also but only after understanding the custom framework.
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.