If there's a lesson I learned with Glasgow, it's that transparent bidirectional level shifters of any kind are evil.
revA/B are broken for that reason (e.g. the I²C applet will never work), and revC0 pull-up support was broken because we used I²C-specific ones internally. 
-
-
Yeah the CLARKE frontend design is 4 pins per channel: LVCMOS33 output + enable, then LVDS input. Each 8-bit IO card also gets I2C control and power. It will eventually synthesize VCCIO on board but I never got that far.
-
Yeah, similar to the plan for revE; I²C everywhere and power and I/Os. I assume you won't mind if we design it so that we can just drop in your I/O cell design too :-)
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.