Thunderclap: "As far as we can ascertain, Xilinx, Lattice and Intel Cyclone FPGAs don’t allow us to replace the vendor-supplied implementation of configuration registers with our own (Intel calls it ‘config bypass’ mode) which we require."
And yet we made it work on Lattice 
-
-
What do you mean with "duct-taped"??!! We had an, erm, "forcibly open-sourced" PCIe core, TLP-over-UART (+Ethernet backchannel), piped into a realtime Python process that sometimes system()'ed out to a script poking into /dev/mem - what part exactly was duct-taped, eh?!
-
Look I'm pretty sure duct tape was involved in the wiring job at some point, like, literally.
- Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.