The thing is the only reason you'd do this instead of just modifying the flash would be to more easily survive updates, or if the flash is programmed too late in the process to hijack.
-
Show this thread
-
Replying to @marcan42
How practical on a several layer deep board is it to add a chip the board wasn't designed for to tap enough traces on a bus to modify memory in real time?
1 reply 0 retweets 0 likes -
Replying to @gdbassett
Trivial, if you can just change the board design, which is what they allegedly did. This is a manufacturing side attack.
1 reply 0 retweets 0 likes -
Replying to @marcan42
Trivial as in adding the chip or rerouting the board? It's been a long time since I was routing pcbs, but it never felt particularly trivial. Especially if you needed to create a version w/ and w/o the chip. Otherwise wouldn't they all have the spot for the chip right there?
1 reply 0 retweets 0 likes -
Replying to @gdbassett
The chip is right in between the flash and the BMC. It's literally moving a few traces to pass through the chip. Anyone experienced with a gerber editor could do it in 15 minutes. It's not a particularly dense layout.
1 reply 0 retweets 0 likes -
Replying to @marcan42
I assume it'd be relatively easy with an unmodified board to tell if those traces pass through that area (and other things do not) to tell if it's practical to pull bring them to the chip?
1 reply 0 retweets 0 likes -
Replying to @gdbassett
Yes. I'm pretty sure I see likely traces on the top layer anyway, and this section really isn't dense. Trust me, getting the traces routed to a good spot for an implant is the easy part of this whole operation.
1 reply 0 retweets 0 likes -
Replying to @marcan42
Gabe The Engineer Retweeted Tavis Ormandy
Gabe The Engineer added,
1 reply 0 retweets 0 likes -
Replying to @gdbassett
Yes, I RT'ed that picture already. Nothing suspicious on that unit. Doesn't change the fact that if you wanted to modify the layout to add a spot for a small implant, that would still be pretty easy :-)
1 reply 0 retweets 0 likes -
Replying to @marcan42
Earlier you said you saw traces going between the two chips. I see all the BMC traces going up-right. The BMC traces seem to stop below LEDM1. Clearly there's space for UM8, but the pads and traces in the area don't seem to obviously connect to either chip.
2 replies 0 retweets 0 likes
They probably go down into the board and later get to the BMC via an inner layer. I am certain UM8 and UM7 are identically connected alternate footprints for the BMC flash. Thus, all the traces you need go to UM8. You can clearly see at least 3 traces connecting the two chips.
-
-
Replying to @marcan42 @gdbassett
Make that five. The connections to the BMC are probably on an inner layer, you can see some vias.pic.twitter.com/jHKB1rMSjX
1 reply 0 retweets 1 like -
Replying to @marcan42
1 ground & 1 vcc, thats 3 in from the chip and 3 unknown. (3 in 3 out?)
1 reply 0 retweets 0 likes - Show replies
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.