Tweetovi
- Tweetovi, trenutna stranica.
- Tweetovi i odgovori
- Medijski sadržaj
Blokirali ste korisnika/cu @ico_TC
Jeste li sigurni da želite vidjeti te tweetove? Time nećete deblokirati korisnika/cu @ico_TC
-
Prikvačeni tweet
Open source FPGA tools? Start to become a reality for makers and researchers. https://github.com/YosysHQ/nextpnr pic.twitter.com/e8jJvFuYCj
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
RT
@tnt:@42Sec's work on porting gr-osmosdr's#osmocom_fft to Qt and python 3 is now in the gr3.8 branch of http://git.osmocom.org/gr-osmosdr/log/?h=gr3.8 … Please test and report. If no blockers are found, this branch will become the new master and first tagged release with 3.8 support.pic.twitter.com/SqCd5b1oE9
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
HydraNFC v2 AutoTuning with latest modifications provide amazing results reading ISO14443A Tags at more than 12cm and Reading ISO15693/Vicinity Tags at more than 16cm with default Antenna (Credit Card Size) Note: Small Batch shall be available in March 2020 stay tunedpic.twitter.com/0f7Wtfz4x0
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
Alright, baseline is up and running: booted provided prebuilt bitstream and images! Small tweak to lxterm needed, will prepare patch while I travel.pic.twitter.com/ohkXkUMOtP
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
This is freaking awesome!https://twitter.com/balister/status/1223602099910475778 …
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
Smoke test passes, and a quick test with the GreatFET puts it into RX mode successfully
pic.twitter.com/5tgLVtR1bR
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
I've added support for ECP5 5G in
#openfpgaloader. Tested with Lattice ECP5 5G Evaluation Board and examples ecp5_evn and soc_ecp5_evn from@fpga_dave#prjtrellis .
https://github.com/trabucayre/openFPGALoader …Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je TweetHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
OSS FPGA & EDA tools proslijedio/la je Tweet
Not that it's recommended, or endorsed, or even maybe a good idea, but remember, Arista switches are really just Linux boxes with really fancy Ethernet NICs attached to their PCIe bus, so if you wanted to do something like add more RAM, you could do it...pic.twitter.com/8cc6B78WfI
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
Still, it was easier than the first time I read the Armv8 specs back in 2011/12. That was only allowed in one room in Cambridge UK and I wasn’t able to take anything in or out except what was in my head
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
The typical trajectory of this conversation is "How do I find out what businesses will pay for?" "Talk to *many* business owners and find out!". But there's rarely an explanation of how to get business owners to talk to you as an individual. Do you have such an explanation?
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
At your requests, integration with Github Actions!
Build, test, inspect, and deploy your PlatformIO projects right from GitHub!
https://docs.platformio.org/en/latest/ci/github-actions.html …
#CLI#IoT#Robotics#Engineering#Hardware#UnitTesting#DevOps#CI#CD#CodeInspectionpic.twitter.com/LOmhJ69ZR0
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
Master's Thesis using Open Source FPGA tools. Congratulations
@jcarolinares! Hope to see more and more usage of these tools both in academic and professional contexts. cc@ico_TChttps://twitter.com/jcarolinares/status/1223165506317963266 …
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
Avanzando con los plugins en
#icestudio, casi tenemos ya un terminal serie! testando la comunicación serie con los ejemplos de@Obijuan_cube y la colección stdio#fpgawarspic.twitter.com/YD9Vr7wgl1Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
What would it take to accelerate PyTorch solutions with FPGAs?
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
The RISC-V ISA is attracting attention across a wide swath of markets, but making sure devices based on the
#RISCV ISA work as expected is proving as hard, if not harder, than other commercially available ISA-based chips. https://semiengineering.com/making-sure-risc-v-designs-work-as-expected/ …#semiEDA#verificationHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
What did Xerox management say when a Xerox engineer presented to them the first laserprinter?https://youtu.be/FBR8IvXVwsE?t=80 …
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
What did
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
You can learn how to write DSP functionality in Verilog by using gr-verilog in Gnuradio. No hardware needed.https://github.com/B0WEN-HU/gr-verilog/blob/master/README.md …
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
Listening to
@theSchuyler talk about improving Verilog generation in@chisel_lang at the Chisel Community Conference.pic.twitter.com/Er0Dmi1yZc
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi -
OSS FPGA & EDA tools proslijedio/la je Tweet
If you want a fun example of how standards people are often completely disconnected from reality, the DAB digital radio specification includes an entire section on delivering Java applets over digital radio. Not a single product ever implemented it.
Prikaži ovu nitHvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
Čini se da učitavanje traje već neko vrijeme.
Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.
