@rygorous @cmuratori With a broken foundation like that, no wonder you're in such deep sh... oh, right - AT&T syntax. Um.
-
-
Replying to @tom_forsyth
@tom_forsyth@cmuratori "you either die a hero or live to see yourself become x86"2 replies 11 retweets 24 likes -
Replying to @rygorous
@rygorous@cmuratori Oh ARM. Once a "reduced" instruction set, now a byzantine tentacled mess like the best of them.2 replies 0 retweets 7 likes -
Replying to @tom_forsyth
@tom_forsyth@rygorous@cmuratori It doesn't have an instruction for solving polynomials...like VAX...thanks, college.1 reply 0 retweets 0 likes -
Replying to @pat_wilson
@pat_wilson@tom_forsyth@rygorous Guys, it just says _reduced_. It does not say what it was reduced _from_.2 replies 0 retweets 1 like -
Replying to @cmuratori
@pat_wilson@tom_forsyth@rygorous Maybe every revision of ARM _was_ going to have twice as many instructions, but then they _reduced_ it!1 reply 0 retweets 1 like -
Replying to @cmuratori
@cmuratori Well, it depends on whether you group as (Reduced (Instruction Set) Computer) or (((Reduced Instruction) Set) Computer).1 reply 1 retweet 1 like -
Replying to @rygorous
@cmuratori The original RISC papers maintain that it's about both, and most RISCs have lapsed in that regard. :)1 reply 0 retweets 0 likes -
Replying to @rygorous
@cmuratori The original ARM and POWER had multi-cycle load/store-multiple instrs, for example. Not very RISC either. :)1 reply 0 retweets 0 likes -
Replying to @rygorous
@cmuratori Microcoded instructions? Also not very RISC, yet in lots of archs. :)1 reply 0 retweets 0 likes
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.