James Prior

@cavemanjim

Tech, Travel, Food, and the RISC-V Uprising for my employer SiFive. Disarm and enjoy a little RISC 🤙

Austin, TX
Vrijeme pridruživanja: veljača 2010.

Tweetovi

Blokirali ste korisnika/cu @cavemanjim

Jeste li sigurni da želite vidjeti te tweetove? Time nećete deblokirati korisnika/cu @cavemanjim

  1. Prikvačeni tweet
    10. svi 2019.

    So very please, proud, and humbled to become a naturalized US Citizen today! A journey 20 years in the making completed in the company of 49 fellow Citizens, from 26 countries, in San Antonio, Texas! :D

    Poništi
  2. proslijedio/la je Tweet
    prije 5 sati

    TechPowerUp Releases NVCleanstall 1.3.0

    Poništi
  3. 1. velj

    Spent some of my Saturday removing from my home PCs. Installed . Despite rumors of the closure of Jumpshot, I'm switching.

    Poništi
  4. 30. sij

    What does "bomboclaat" mean? Is it another Norwegian saying like 'oof' or 'yeet'

    Poništi
  5. proslijedio/la je Tweet
    29. sij

    Great article from exploring how uses in Snapdragon chips, with plans to equip nearly all of their own chips with RISC-V in the future. Lots of exciting advancements ahead!

    Poništi
  6. proslijedio/la je Tweet
    29. sij

    . at covered ’s announcement that it is using for its processor and future implementations. Read more:

    Poništi
  7. proslijedio/la je Tweet

    Joel Sing just finished landing the RISC-V port to the almost-out 1.14! It works! 🎉 (We'd made a special exception to let the stuff land during the freeze since it was mailed prior to the freeze, sufficiently isolated, and distros/people were waiting on it.)

    Poništi
  8. proslijedio/la je Tweet
    Poništi
  9. proslijedio/la je Tweet
    27. sij

    I am super excited to join today, leading the software team that builds tooling to enable 'silicon at the speed of software'. Chip design is challenging, and needs open tools that are well designed, easy to use, and state of the art. More at:

    Poništi
  10. proslijedio/la je Tweet
    27. sij

    . says its giant thermosiphon cooler can tame AMD's most mammoth Threadripper chips. What's a thermosiphon, you ask? digs in, complete with CPU cooling lesson:

    Poništi
  11. proslijedio/la je Tweet

    Lattner went to design RISC-V chips, interesting

    Poništi
  12. proslijedio/la je Tweet
    27. sij

    Chris Lattner, who previously led Autopilot software at Tesla and helped create Swift at Apple, has joined SiFive.

    Poništi
  13. 27. sij
    Poništi
  14. 25. sij

    5/7 thread. Middle seat gets both armrests unless they act like entitled spoiled stains on humanity. Examples: Bare feet in the cabin 🦶 Manspreading 🤦‍♂️ Two bags in overhead space 🧳💼 Camel smacking eating habits 👄 Claiming your arm is illegal 🚔

    Poništi
  15. 25. sij
    Poništi
  16. 25. sij

    It stinks so bad outside this morning that I thought someone took a bag of skunks and swung it against a tree

    Poništi
  17. 24. sij

    New season of trailer park boys coming?

    Poništi
  18. 24. sij

    So other than not going to Wuhan or being an Aggie what are we all doing to not get snek-flu 🐍🦠

    Poništi
  19. proslijedio/la je Tweet
    23. sij

    MPR Year in Review: Arm Flexes IP to Battle RISC-V. was by far the most active processor-IP vendor in 2019, but the RISC-V community also surged. Licensable cores for acceleration joined a flood of new CPU, DSP, and GPU cores. Read more:

    Microprocessor Report Year in Review: Arm Flexes IP to Battle RISC-V
    Poništi
  20. proslijedio/la je Tweet

    Open for business! Watch this video from the RISC-V Summit and hear true stories from our about how far we’ve come with the RISC-V ecosystem:

    Poništi

Čini se da učitavanje traje već neko vrijeme.

Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.

    Možda bi vam se svidjelo i ovo:

    ·