You (and other participants) might be interested in this initiative too: https://github.com/SymbiFlow/ideas/issues/19 … In a few words it is a suggestion to create LLVM-like infrastructure instead of relying on Verilog/VHDL for both FPGA and ASIC designs. And writing different HLS/HDLs on top of that.
-
-
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.