EE+FPGA folks: does presence of an FPGA in a device without strong (opto or at least galvanic) isolation necessarily make large classes of local physical/glitch attacks into potential remote attack vectors? I suspect so.
-
-
But yeah the original question was pretty much asking the scope of glitches that might be possible. BTW don't discount very-close-proximity RFI as a vector.
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.