"After years of VHDL, I'll learn Verilog so I can use yosys and smt for formal verification!" *fails at writing a simple stack* 
-
-
Definitely looking forward to it!
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.