Right now #ProjectChibi finally has a mapping between the tool's internal wire names and the corresponding "physical" location in the bitstream. Now we can start thinking about how to unwind the TODO stack and actually fuzz how the interconnect works.
-
-
Bitstream documentation for MAX V CPLDs
Thanks. Twitter will use this to make your timeline better. UndoUndo
-
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.