Thanks! This was fun to read. Approximately, what's the performance characteristics of all three approaches?
-
-
-
For the Z80 quite extreme, because it spends nearly 3 out of 4 clock cycles doing nothing, which can be exploited by emulators. Maybe 2..3x slower between each approach. On the 6502 difference is much less, I didn't have a instruction-stepped to compare against...
- Još 1 odgovor
Novi razgovor -
-
-
Great read! Regarding cycle stepped and running separate systems in sync. How is the 1541 clocked? Does it have its own clock source or does it really run completely in sync with the rest of the system?
-
I haven't looked into it yet, but I think the 1541 is running on a completely separate clock, so that argument from my side is indeed a bit weak ;)
- Još 2 druga odgovora
Novi razgovor -
-
-
At that point... why not take a verilog source, and compile it with verilator ? :-)
-
Yeah, I guess I'm getting closer and closer to that ;) But I bet a Verilog 6502 implementation is much closer to a typical software-emulator than the "real thing" (e.g. the transistor-level simulation in perfect6502 is about 150x slower than a real 6502)
- Još 1 odgovor
Novi razgovor -
-
-
Big wall of thank you!
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
-
-
I really enjoy learning about / working on this kind of things sometimes but never got this deep and analytical about it, whoa

Knowledge dropped, cheers!Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
-
-
Thanks for the “from the basics” start of the post. Always considering some retro dev—just need to find energy with the info.
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
Čini se da učitavanje traje već neko vrijeme.
Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.