@plgDavid seen this?
-
-
-
No but visual6502 (and the subcycle instruction simulation they provide) was a refenence in my 6502 core for edge cases. Really amazing work
- Još 6 drugih odgovora
Novi razgovor -
-
-
Not sure what I’m looking at, you have some more context?
-
It's a transistor-level-simulated MOS 6502 8-bit CPU visualized in real-time. It's just a remix of existing projects though: Most importantly: http://visual6502.org/ , they did all the original hard work to reverse engineer the 6502 and build a software simulation...
- Još 2 druga odgovora
Novi razgovor -
-
-
Wha- Why did I only just find out about this? I use a modified visual6502 sim to debug old chips, and have a to-do list of things to improve. Especially the speed. I'd love to collab with you on the refreshed version.pic.twitter.com/JUyi9LaaM9
-
I've turned this into a "proper visual6502 remix" in the meantime with the chip simulation, logger and assembler integrated: https://floooh.github.io/visual6502remix/ … Source is here: https://github.com/floooh/v6502r Need to write build instructions etc, they're similar to:https://github.com/floooh/chips-test …
Kraj razgovora
Novi razgovor -
-
-
Beautiful.
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
-
-
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
-
-
Love it !
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
-
-
I love this the most.
Hvala. Twitter će to iskoristiti za poboljšanje vaše vremenske crte. PoništiPoništi
-
Čini se da učitavanje traje već neko vrijeme.
Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.