Antti Lukats

@AnttiBrain

Electronics since 1979

Bünde, Germany
Vrijeme pridruživanja: studeni 2009.

Tweetovi

Blokirali ste korisnika/cu @AnttiBrain

Jeste li sigurni da želite vidjeti te tweetove? Time nećete deblokirati korisnika/cu @AnttiBrain

  1. 1. velj

    USA is dead it is now officially UMA = United Monarchy of America - GOP has made Trump a King with limitless powers. I was born in USSR so I have seen things, but seeing how a very sick man is kept on power to release nuclear weapons? Above my imagination.

    Poništi
  2. 30. sij
    Poništi
  3. proslijedio/la je Tweet
    9. stu 2019.

    My first LiteX core, a VGA terminal emulation. Source code: With Wishbone interface, memory-mapped for a VexRiscv core. Running on a MAX1000 board from , with a custom base board designed by me. Migen/LiteX makes FPGA dev. really easy.

    Poništi
  4. 2. ruj 2019.

    Today it starts, sport-vacation 1500 above sea level.

    Poništi
  5. 23. kol 2019.
    Poništi
  6. 15. kol 2019.

    FPGA 's in Python - my first LiteX IP Core - HyperRAM: 3 hours coding, 2 days re-reading datasheet > now working on 4 FPGA ( ) platforms including computer.

    Poništi
  7. 1. kol 2019.

    Got vexriscv to boot as well

    Prikaži ovu nit
    Poništi
  8. 28. velj 2019.

    Typing too fast the booth is 3a-135, the roboter still alive

    Prikaži ovu nit
    Poništi
  9. 28. velj 2019.

    Robo= risc-v at standing well. Well i tred to turn it yesterday, no harm caused..

    Prikaži ovu nit
    Poništi
  10. 26. velj 2019.

    Hi Kevin, here is your board at embedded world in our booth

    Poništi
  11. 26. velj 2019.

    So coool, 1.27mm pitch

    Poništi
  12. 25. velj 2019.

    Only 30 meter from our booth.. show begins soon

    Poništi
  13. 12. velj 2019.

    meM (micro embedded Matrix) meM57110 (compatible to DialogSemi greenPAK) loads configuraton from UART and works in S7, XO2 and boards. Hint change mEM to SLG and subtract 11000 to get Silego part number :) PoC done!

    Poništi
  14. 19. sij 2019.

    old MetaFPGA verilog code compiled to Spartan-7, with no modifications, meta-CLB mapping to single slice does not work out of the box, still funny :)

    Poništi
  15. 7. pro 2018.

    Travelling since 0900 yesterday with lower back pain, perfect relax .. back to RISCV fun nect week

    Poništi
  16. 5. pro 2018.

    still tired.. There was a small promise made that next year may be new contest

    Poništi
  17. 4. pro 2018.
    Poništi
  18. 4. pro 2018.
    Poništi
  19. 4. pro 2018.

    Updated release date 24 jan 2010

    Prikaži ovu nit
    Poništi
  20. 4. pro 2018.

    Contest announcement coming tomorrow time not yet known.

    Poništi

Čini se da učitavanje traje već neko vrijeme.

Twitter je možda preopterećen ili ima kratkotrajnih poteškoća u radu. Pokušajte ponovno ili potražite dodatne informacije u odjeljku Status Twittera.

    Možda bi vam se svidjelo i ovo:

    ·