yeah so by preventing tearing (stale values), you get cache coherence for loads/stores from various cpus to the variable.
-
-
-
Well, it'll be a normal store, without accompanying barriers or such. So the precise model of coherency one will get will depend on hardware. The context was that the podcast at least strongly implied that a C volatile store would write through the cache.
End of conversation
New conversation -
Loading seems to be taking a while.
Twitter may be over capacity or experiencing a momentary hiccup. Try again or visit Twitter Status for more information.