OasysDS
-
Right Here, Right Now! RealTime Designer will be demo'd @ in Booth #530. More@http://tiny.cc/k0r4ew , ,
9:58 AM May 30th
via web
-
We made Gary Smith EDA’s WHAT TO SEE AT DAC 2012! See us @ Booth #530 to learn more. , ,
8:49 AM May 22nd
via web
-
Peggy Aycinena interviews Joe Costello about Oasys for EDACafe@http://tiny.cc/5xhdew , ,
4:24 PM May 15th
via web
-
Russ Henke profiles Oasys on EDACafe@http://tiny.cc/b57xdw , ,
10:28 AM May 7th
via web
-
Amelia Dalton reports on our Intel Capital, Xilinx funding@EEJournal's Fish Fry. Listen@http://tiny.cc/sedxcw , ,
12:54 PM Apr 17th
via web
-
Power is everyone's business writes Oasys CEO Paul van Besouw on EETimes. Find it@http://tiny.cc/3aokcw , ,
4:19 PM Apr 10th
via web
-
Intel Capital, Xilinx invest in Oasys. Details@http://tiny.cc/m6zjcw , ,
7:38 AM Apr 10th
via web
-
Sandeep Bhatia shares his perspective w/EET readers on the evolution of DFT@http://tiny.cc/1vpkv , ,
11:52 AM Feb 16th
via web
-
Sandeep Bhatia writes about Design for test: a chip-level problem on Tech Design Forum@http://tiny.cc/zsl2x , ,
11:15 AM Jan 25th
via web
-
RealTime Designer makes John Cooley's "Users name the Top 5 EDA Tools shown at DAC 2011!" More@http://tiny.cc/xxyxm , ,
9:03 AM Sep 29th, 2011
via web
-
See Semiwiki's post on Oasys (Thx, Paul!)@http://tiny.cc/yzfeo & visit www.oasys-ds.com to watch our DAC video! , , ,
9:46 AM Jul 21st, 2011
via web
-
Bryon Moyer@EEJournal covers our DFT announcement, "Is That Any of Your Business?" Read it@http://tiny.cc/mwevo , ,
6:32 AM Jun 23rd, 2011
via web
-
Paul van Besouw writes that power is a business problem in the 6/11 GSA Forum, p.30. Find it@http://tiny.cc/njtli , ,
6:52 AM Jun 20th, 2011
via web
-
Power is a Chip-Level Problem writes Paul van Besouw for GABEonEDA's Assembling the Future@http://tiny.cc/af7uq , ,
7:18 PM Jun 13th, 2011
via web
-
Pondering the future of chip design? Check out what Paul van Besouw has to say on the subject@http://tiny.cc/z4b66 , ,
1:24 PM Jun 9th, 2011
via web
-
We made John Cooley's Cheesy Must See List for DAC 2011@ Stop by booth 2031 to find out why. , ,
12:10 PM Jun 3rd, 2011
via web
-
Visit our Booth@DAC#2836 for more on new DFT caps+chip-level power analysis/optimization. More@http://tiny.cc/j9mwg , ,
3:54 PM Jun 2nd, 2011
via web
-
Don't miss John Cooley's Two stories Aart forgot to complete@http://tiny.cc/de54f , ,
12:10 PM Apr 28th, 2011
via web
-
Chip Synthesis adds chip-level power analysis, re-synthesize design from RTL w/power constraints. See ,
9:47 AM Feb 24th, 2011
via web
-
Gary Meyers, former pres/CEO@Synplicity, joins our Board of Directors. More@http://tiny.cc/kmjh9 , ,
8:13 AM Feb 14th, 2011
via web
|
|